www.ti.com


SCDS164D-MAY 2004-REVISED JUNE 2009

# QUAD SPDT WIDE-BANDWIDTH VIDEO SWITCH WITH LOW ON-STATE RESISTANCE


#### **FEATURES**

- Low Differential Gain and Phase (D<sub>G</sub> = 0.64%, D<sub>P</sub> = 0.1 Degrees Typ)
- Wide Bandwidth (BW = 300 MHz Min)
- Low Crosstalk (X<sub>TALK</sub> = -63 dB Typ)
- Low Power Consumption (I<sub>CC</sub> = 3 μA Max)
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low ON-State Resistance (r<sub>on</sub> = 3 Ω Typ)
- V<sub>CC</sub> Operating Range From 4.5 V to 5.5 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite-Video Switching

# D, DBQ, OR PW PACKAGE (TOP VIEW)



#### RGY PACKAGE (TOP VIEW)



#### DESCRIPTION/ORDERING INFORMATION

The TS5V330 video switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable  $(\overline{EN})$  input. When  $\overline{EN}$  is low, the switch is enabled and the D port is connected to the S port. When  $\overline{EN}$  is high, the switch is disabled and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

Low differential gain and phase make this switch ideal for composite and RGB video applications. This device has wide bandwidth and low crosstalk, making it suitable for high-frequency applications as well.

This device is fully specified for partial-power-down applications using loff. The loff feature ensures that damaging current will not backflow through the device when it is powered down. This switch maintains isolation during power off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ORDERING INFORMATION

| T <sub>A</sub> | PACKAGE <sup>(1)</sup> |               | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|---------------|-----------------------|------------------|
|                | QFN – RGY              | Tape and reel | TS5V330RGYR           | TE330            |
| –40°C to 85°C  | SOIC – D               | Tube          | TS5V330D              | TS5V330          |
|                | 201C - D               | Tape and reel | TS5V330DR             | 1307330          |
|                | SSOP (QSOP) – DBQ      | Tape and reel | TS5V330DBQR           | TE330            |
|                | TSSOP – PW             | Tube          | TS5V330PW             | TF220            |
|                | 1330F - FW             | Tape and reel | TS5V330PWR            | TE330            |

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{\text{EN}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE**

| INP | PUTS INPUT/OUTPUT |    | FUNCTION         |  |  |
|-----|-------------------|----|------------------|--|--|
| EN  | IN                | D  | FUNCTION         |  |  |
| L   | L                 | S1 | D port = S1 port |  |  |
| L   | Н                 | S2 | D port = S2 port |  |  |
| Н   | Χ                 | Z  | Disconnect       |  |  |

#### **PIN DESCRIPTION**

| PIN    | DESCRIPTION         |  |
|--------|---------------------|--|
| S1, S2 | Analog video I/Os   |  |
| D      | Analog video I/Os   |  |
| IN     | Select input        |  |
| ĒN     | Switch-enable input |  |


www.ti.com

#### **PARAMETER DEFINITIONS**

| PARAMETER         | DESCRIPTION   |
|-------------------|---|
| r <sub>on</sub>   | Resistance between the D and S ports, with the switch in the ON state   |
| I <sub>OZ</sub>   | Output leakage current measured at the D and S ports, with the switch in the OFF state  |
| Ios               | Short-circuit current measured at the I/O pins  |
| V <sub>IN</sub>   | Voltage at IN   |
| V <sub>EN</sub>   | Voltage at EN   |
| C <sub>IN</sub>   | Capacitance at the control (EN, IN) inputs  |
| $C_{OFF}$         | Capacitance at the analog I/O port when the switch is OFF   |
| C <sub>ON</sub>   | Capacitance at the analog I/O port when the switch is ON  |
| V <sub>IH</sub>   | Minimum input voltage for logic high for the control (EN, IN) inputs  |
| V <sub>IL</sub>   | Minimum input voltage for logic low for the control (EN, IN) inputs   |
| $V_{hys}$         | Hysteresis voltage at the control (EN, IN) inputs   |
| V <sub>IK</sub>   | I/O and control (EN, IN) inputs diode clamp voltage   |
| VI                | Voltage applied to the D or S pins when D or S is the switch input  |
| Vo                | Voltage applied to the D or S pins when D or S is the switch output   |
| I <sub>IH</sub>   | Input high leakage current of the control (EN, IN) inputs   |
| I <sub>IL</sub>   | Input low leakage current of the control (EN, IN) inputs  |
| I <sub>I</sub>    | Current into the D or S pins when D or S is the switch input  |
| Io                | Current into the D or S pins when D or S is the switch output   |
| I <sub>off</sub>  | Output leakage current measured at the D or S ports, with $V_{CC} = 0$  |
| t <sub>ON</sub>   | Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned ON  |
| t <sub>OFF</sub>  | Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned OFF   |
| BW                | Frequency response of the switch in the ON state measured at –3 dB  |
| X <sub>TALK</sub> | Unwanted signal coupled from channel to channel. Measured in $-dB$ . $X_{TALK} = 20 \log V_O/V_I$ . This is a nonadjacent crosstalk.  |
| $O_{IRR}$         | Off isolation is the resistance (measured in –dB) between the input and output with the switch OFF.   |
| $D_G$             | Magnitude variation between analog input and output pins when the switch is ON and the dc offset of composite-video signal varies at the analog input pin. In the NTSC standard, the frequency of the video signal is 3.58 MHz, and dc offset is from 0 to 0.714 V. |
| D <sub>P</sub>    | Phase variation between analog input and output pins when the switch is ON and the dc offset of composite-video signal varies at the analog input pin. In the NTSC standard, the frequency of the video signal is 3.58 MHz, and dc offset is from 0 to 0.714 V.     |
| I <sub>CC</sub>   | Static power-supply current   |
| I <sub>CCD</sub>  | Variation of I <sub>CC</sub> for a change in frequency in the control (EN, IN) inputs   |
| Δl <sub>CC</sub>  | This is the increase in supply current for each control input that is at the specified voltage level, rather than V <sub>CC</sub> or GND.   |



#### **FUNCTIONAL DIAGRAM (POSITIVE LOGIC)**



# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

|                   |   |                            | MIN  | MAX             | UNIT |
|-------------------|---|----------------------------|------|-----------------|------|
| $V_{CC}$          | Supply voltage range                              |                            | -0.5 | 7               | V    |
| $V_{IN}$          | Control input voltage range (2)(3)                |                            |      | 7               | V    |
| V <sub>I/O</sub>  | Switch I/O voltage range <sup>(2)(3)(4)</sup>     |                            | -0.5 | 7               | V    |
| I <sub>IK</sub>   | Control input clamp current                       | V <sub>IN</sub> < 0        |      | <del>-</del> 50 | mA   |
| I <sub>I/OK</sub> | I/O port clamp current                            | V <sub>I/O</sub> < 0       |      | -50             | mA   |
| I <sub>I/O</sub>  | ON-state switch current <sup>(5)</sup>            |                            |      | ±128            | mA   |
|                   | Continuous current through V <sub>CC</sub> or GND |                            |      | ±100            | mA   |
|                   |   | D package <sup>(6)</sup>   |      | 73              |      |
| 0                 |   | DBQ package <sup>(6)</sup> |      | 90              |      |
| $\theta_{JA}$     | Package thermal impedance                         | PW package <sup>(6)</sup>  |      | 108             | °C/W |
|                   |   | RGY package <sup>(7)</sup> |      | 39              |      |
| T <sub>stg</sub>  | Storage temperature range                         |                            | -65  | 150             | °C   |

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages are with respect to ground, unless otherwise specified.
- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- $I_{\rm I}$  and  $I_{\rm O}$  are used to denote specific conditions for  $I_{\rm I/O}$ . The package thermal impedance is calculated in accordance with JESD 51-7.
- The package thermal impedance is calculated in accordance with JESD 51-5.

Submit Documentation Feedback

Copyright © 2004-2009, Texas Instruments Incorporated

www.ti.com

## Recommended Operating Conditions<sup>(1)</sup>

|                     |   | MIN | MAX | UNIT |
|---------------------|---|-----|-----|------|
| V <sub>CC</sub>     | Supply voltage range                            | 4   | 5.5 | V    |
| V <sub>IH</sub>     | High-level control input voltage range (EN, IN) | 2   | 5.5 | V    |
| V <sub>IL</sub>     | Low-level control input voltage range (EN, IN)  | 0   | 0.8 | V    |
| V <sub>ANALOG</sub> | Analog I/O voltage range                        | 0   | Vcc | V    |
| T <sub>A</sub>      | Operating free-air temperature range            | -40 | 85  | ç    |

All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 10\%$  (unless otherwise noted)

| PARA                   | AMETER |                                       | TEST CONDITIONS <sup>(1)</sup>              |                                  |                          | MIN | TYP <sup>(2)</sup> | MAX  | UNIT   |
|------------------------|--------|---------------------------------------|---|----------------------------------|--------------------------|-----|--------------------|------|--------|
| $V_{IK}$               | EN, IN | $V_{CC} = 4.5 \text{ V},$             | I <sub>IN</sub> = -18 mA                    |                                  |                          |     |                    | -1.8 | V      |
| $V_{\text{hys}}$       | EN, IN |                                       |   |                                  |                          |     | 150                |      | mV     |
| I <sub>IH</sub>        | EN, IN | $V_{CC} = 5.5 V,$                     | $V_{IN}$ and $V_{EN} = V_{CC}$              |                                  |                          |     |                    | ±1   | μΑ     |
| $I_{\text{IL}}$        | EN, IN | $V_{CC} = 5.5 V,$                     | $V_{IN}$ and $V_{EN} = GND$                 |                                  |                          |     |                    | ±1   | μΑ     |
| $I_{OZ}^{(3)}$         |        | $V_{CC} = 5.5 V,$                     | $V_0 = 0 \text{ to } 5.5 \text{ V},$        | $V_I = 0$ ,                      | Switch OFF               |     |                    | ±1   | μΑ     |
| I <sub>OS</sub> (4)    |        | $V_{CC} = 5.5 V,$                     | $V_{O} = 0.5 V_{CC,}$                       | $V_{I} = 0,$                     | Switch ON                | 50  |                    |      | mA     |
| $I_{\rm off}$          |        | $V_{CC} = 0 V$ ,                      | $V_0 = 0 \text{ to } 5.5 \text{ V},$        | $V_I = 0$                        |                          |     |                    | 1    | μΑ     |
| Icc                    |        | $V_{CC} = 5.5 V,$                     | $I_{I/O} = 0$ ,                             | Switch ON or OFF                 |                          |     |                    | 3    | μΑ     |
| $\Delta I_{\text{CC}}$ | EN, IN | $V_{CC} = 5.5 V,$                     | One input at 3.4 V,                         | Other inputs at V <sub>CC</sub>  | or GND                   |     |                    | 2.5  | mA     |
| $I_{CCD}$              |        | V <sub>EN</sub> = GND, V              | $t_{CC} = 5.5 \text{ V}, D \text{ and S p}$ | orts open, V <sub>IN</sub> input | switching 50% duty cycle |     |                    | 0.25 | mA/MHz |
| C <sub>IN</sub>        | ĒN, IN | $V_{IN}$ of $V_{EN} = 0$<br>f = 1 MHz | ,   |                                  |                          |     | 3.5                |      | pF     |
| C                      | D port | V - 0                                 | f = 1 MHz,                                  | Outpute enen                     | Switch OFF               |     | 6                  |      | pF     |
| C <sub>OFF</sub>       | S port | $V_I = 0$ ,                           | i = i ivi⊓z,                                | Outputs open,                    | SWILCH OFF               |     | 4                  |      | рг     |
| $C_{ON}$               |        | $V_I = 0$ ,                           | f = 1 MHz,                                  | Outputs open,                    | Switch ON                |     | 14                 |      | pF     |
| r <sub>on</sub> (5)    |        | V <sub>CC</sub> = 4.5 V               | $V_I = 1 V$ ,                               | $I_{O} = 13 \text{ mA},$         | $R_L = 75 \Omega$        |     | 3                  | 7    | Ω      |
| on`′                   |        | v <sub>CC</sub> = 4.5 v               | V <sub>I</sub> = 2 V,                       | $I_O = 26 \text{ mA},$           | $R_L = 75 \Omega$        |     | 7                  | 10   | 22     |

Copyright © 2004-2009, Texas Instruments Incorporated

<sup>(1)</sup> V<sub>I</sub>, V<sub>O</sub>, I<sub>I</sub>, and I<sub>O</sub> refer to I/O pins.
(2) All typical values are at V<sub>CC</sub> = 5 V (unless otherwise noted), T<sub>A</sub> = 25°C.
(3) For I/O ports, I<sub>OZ</sub> includes the input leakage current.
(4) The I<sub>OS</sub> test is applicable to only one ON channel at a time. The duration of this test is less than 1 s.
(5) Measurement by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (D or S) terminals.



## **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 10%,  $R_L$  = 75  $\Omega$ ,  $C_L$  = 20 pF (unless otherwise noted) (see Figure 5)

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | MIN | TYP | MAX | UNIT |
|------------------|-----------------|----------------|-----|-----|-----|------|
| t <sub>ON</sub>  | S               | D              |     | 2.5 | 6   | ns   |
| t <sub>OFF</sub> | S               | D              |     | 1.1 | 6   | ns   |

## **Dynamic Characteristics**


over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  10% (unless otherwise noted)

| PARAMETER                     |                      | TEST CONDITIONS |              |              | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-------------------------------|----------------------|-----------------|--------------|--------------|-----|--------------------|-----|------|
| D <sub>G</sub> <sup>(2)</sup> | $R_L = 150 \Omega$ , | f = 3.58  MHz,  | See Figure 6 |              |     | 0.64               |     | %    |
| D <sub>P</sub> <sup>(2)</sup> | $R_L = 150 \Omega$ , | f = 3.58 MHz,   | See Figure 6 |              |     | 0.1                |     | Deg  |
| BW                            | $R_L = 150 \Omega$ , | See Figure 7    |              |              | 300 |                    |     | MHz  |
| X <sub>TALK</sub>             | $R_L = 150 \Omega$ , | f = 10 MHz,     | RIN = 10 Ω,  | See Figure 8 |     | -63                |     | dB   |
| O <sub>IRR</sub>              | $R_L = 150 \Omega$ , | f = 10 MHz,     | See Figure 9 |              |     | -60                |     | dB   |

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C. (2)  $D_G$  and  $D_P$  are expressed in absolute magnitude.




#### **OPERATING CHARACTERISTICS**



- Phase at -3-dB Frequency, 35 Degrees
- ▲ Gain –3 dB at 460 MHz

Figure 1. Gain/Phase vs Frequency



- Differential Phase at 0.714, 0.056 Degrees
- ▲ Differential Gain at 0.714, -0.63%

Figure 2. Differential Gain/Phase vs  $V_{\text{BIAS}}$ 



#### **OPERATING CHARACTERISTICS**






Figure 3. Off Isolation vs Frequency




Phase at 10 MHz, -90.4 Degrees Crosstalk at 10 MHz, -63.9 dB

Figure 4. Crosstalk vs Frequency





| TEST             | V <sub>CC</sub>   | R <sub>L</sub> | CL       | V <sub>S1</sub> | V <sub>S2</sub> |
|------------------|---|----------------|----------|-----------------|-----------------|
| t <sub>ON</sub>  | $\begin{array}{c} \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \end{array}$ | 75<br>75       | 20<br>20 | GND<br>3 V      | 3 V<br>GND      |
| t <sub>OFF</sub> | $\begin{array}{c} \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \end{array}$ | 75<br>75       | 20<br>20 | GND<br>3 V      | 3 V<br>GND      |




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 5. Test Circuit and Voltage Waveforms





NOTE A: For additional information on measurement method, refer to the TI application report, *Measuring Differential Gain and Phase*, literature number SLOA040.

Figure 6. Test Circuit for Differential Gain/Phase Measurement

Differential gain and phase are measured at the output of the ON channel. For example, when  $V_{IN} = 0$ ,  $V_{EN} = 0$ , and DA is the input, the output is measured at S1<sub>A</sub>.

## **HP8753ES Setup**

Average = 20
RBW = 300 Hz
ST = 1.381 s
P1 = -7 dBM
CW frequency = 3.58 MHz

## **Sawtooth Waveform Generator Setup**

 $V_{BIAS} = 0$  to 1 V Frequency = 0.905 Hz







Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when  $V_{IN}=0$ ,  $V_{EN}=0$ , and  $D_A$  is the input, the output is measured at S1<sub>A</sub>. All unused analog I/O ports are left open.

## **HP8753ES Setup**

| Average = 4<br>RBW = 3 Hz<br>V <sub>BIAS</sub> = 0.35 V |  |
|---|--|
| ST = 2 s  |  |
| P1 = 0 dBM  |  |





(1) A 50- $\Omega$  termination resistor is needed for the network analyzer.


Figure 8. Test Circuit for Crosstalk (X<sub>TALK</sub>)

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when  $V_{IN} = 0$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at S1<sub>B</sub>. All unused analog input (D) ports and output (S) ports are connected to GND through 10- $\Omega$  and 50- $\Omega$  pulldown resistors, respectively.

#### **HP8753ES Setup**

| Average = 4<br>RBW = 3 kHz  |  |
|-----------------------------|--|
| $V_{BIAS} = 0.35 \text{ V}$ |  |
| ST = 2 s                    |  |
| P1 = 0 dBM                  |  |





(1) A 50- $\Omega$  termination resistor is needed for the network analyzer.

Figure 9. Test Circuit for Off Isolation (OIRR)

Off isolation is measured at the output of the OFF channel. For example, when  $V_{IN} = V_{CC}$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at S1<sub>A</sub>. All unused analog input (D) ports are left open, and output (S) ports are connected to GND through  $50-\Omega$  pulldown resistors.

#### **HP8753ES Setup**

Average = 4
RBW = 3 kHz
V<sub>BIAS</sub> = 0.35 V
ST = 2 s
P1 = 0 dBM

Copyright © 2004–2009, Texas Instruments Incorporated

#### PACKAGE OPTION ADDENDUM

www.ti.com 21-Dec-2009

#### **PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| TS5V330D         | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330DBQR      | ACTIVE                | SSOP/<br>QSOP   | DBQ                | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TS5V330DBQRE4    | ACTIVE                | SSOP/<br>QSOP   | DBQ                | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TS5V330DBQRG4    | ACTIVE                | SSOP/<br>QSOP   | DBQ                | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TS5V330DE4       | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330DG4       | ACTIVE                | SOIC            | D                  | 16   | 40             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330DR        | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330DRE4      | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330DRG4      | ACTIVE                | SOIC            | D                  | 16   | 2500           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330PW        | ACTIVE                | TSSOP           | PW                 | 16   | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330PWE4      | ACTIVE                | TSSOP           | PW                 | 16   | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330PWG4      | ACTIVE                | TSSOP           | PW                 | 16   | 90             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330PWR       | ACTIVE                | TSSOP           | PW                 | 16   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330PWRE4     | ACTIVE                | TSSOP           | PW                 | 16   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330PWRG4     | ACTIVE                | TSSOP           | PW                 | 16   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| TS5V330RGYR      | ACTIVE                | VQFN            | RGY                | 16   | 3000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TS5V330RGYRG4    | ACTIVE                | VQFN            | RGY                | 16   | 3000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-2-260C-1 YEAR          |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

www.ti.com 21-Dec-2009

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2009


## TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| All difficultions are norminal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|--------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                         | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TS5V330DR                      | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| TS5V330PWR                     | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 7.0        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| TS5V330RGYR                    | VQFN            | RGY                | 16 | 3000 | 180.0                    | 12.4                     | 3.8        | 4.3        | 1.5        | 8.0        | 12.0      | Q1               |

www.ti.com 21-Dec-2009




\*All dimensions are nominal

| ı | 7 4         |              |                 |      |      |             |            |             |
|---|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
|   | Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|   | TS5V330DR   | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |
|   | TS5V330PWR  | TSSOP        | PW              | 16   | 2000 | 346.0       | 346.0      | 29.0        |
|   | TS5V330RGYR | VQFN         | RGY             | 16   | 3000 | 190.5       | 212.7      | 31.8        |

# D (R-PDS0-G16)


## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.




# D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.




#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

4208122-3/J 03/10

## RGY (R-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD Example Stencil Design 0.125mm Stencil Thickness Example Board Layout (Note E) 4,80 Note D 4.25 2,65 4,30 2.60 2.05 0.85 X 16 PL - 0,80 x 16 PL. 0,23 x 16 PL. 0.28 X 16 67% solder coverage by printed area on center thermal pad Example Via Layout Design Non Solder Mask may vary depending on constraints Defined Pad (Note D, F) Example Solder Mask Opening (Note F) 0.08 0,85 R<sub>0.14</sub> Example 6xØ0,3 Pad Geometry 0.28 (Note C) 0.07 All Around


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout.

  These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# DBQ (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



# DBQ (R-PDSO-G16)

# PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products                    |                        | Applications                 |                                   |
|-----------------------------|------------------------|------------------------------|-----------------------------------|
| Amplifiers                  | amplifier.ti.com       | Audio                        | www.ti.com/audio                  |
| Data Converters             | dataconverter.ti.com   | Automotive                   | www.ti.com/automotive             |
| DLP® Products               | www.dlp.com            | Communications and Telecom   | www.ti.com/communications         |
| DSP                         | <u>dsp.ti.com</u>      | Computers and<br>Peripherals | www.ti.com/computers              |
| Clocks and Timers           | www.ti.com/clocks      | Consumer Electronics         | www.ti.com/consumer-apps          |
| Interface                   | interface.ti.com       | Energy                       | www.ti.com/energy                 |
| Logic                       | logic.ti.com           | Industrial                   | www.ti.com/industrial             |
| Power Mgmt                  | power.ti.com           | Medical                      | www.ti.com/medical                |
| Microcontrollers            | microcontroller.ti.com | Security                     | www.ti.com/security               |
| RFID                        | www.ti-rfid.com        | Space, Avionics & Defense    | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf        | Video and Imaging            | www.ti.com/video                  |
|                             |                        | Wireless                     | www.ti.com/wireless-apps          |